

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 11/22/2006

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/524,458		02/10/2005	Thomas Franciscus Waayers	NL02 0749 US	6330
24738	7590	11/22/2006		EXAM	INER
		NICS NORTH A	LE, TOAN M		
		OPERTY & STANI E, M/S-41SJ	JAKDS	ART UNIT	PAPER NUMBER
SAN JOSE,					

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
Office Action Summary		10/524,458	WAAYERS, THOMAS FRANCISCUS				
	Office Action Cammary	Examiner	Art Unit				
		Toan M. Le	2863				
Period fo	The MAILING DATE of this communication ap or Reply	pears on the cover sheet with the c	orrespondence address				
WHIC - Exte after - If NC - Failt Any	ORTENED STATUTORY PERIOD FOR REPLICATION OF THE MAILING INSIDE OF THE MAILING INSIDE OF THE MAILING INSIDE OF THE MAILING INSIDE OF THE OF THE MAILING INSIDE OF THE OF TH	DATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be tir will apply and will expire SIX (6) MONTHS from te, cause the application to become ABANDONE	N. nely filed the mailing date of this communication. ED (35 U.S.C. § 133).				
Status		. •					
1)⊠	Responsive to communication(s) filed on 10 F	ebruary 2005.					
2a)							
3)[3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under	Ex parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.				
Disposit	ion of Claims		•				
4) 又	Claim(s) 1-12 is/are pending in the application	n.					
, _	4a) Of the above claim(s) is/are withdra						
5)[Claim(s) is/are allowed.	•					
6)⊠	Claim(s) 1-3,11 and 12 is/are rejected.						
•	Claim(s) <u>4-10</u> is/are objected to.						
8)[Claim(s) are subject to restriction and/	or election requirement.					
Applicat	ion Papers						
9)[The specification is objected to by the Examin	er.					
	The drawing(s) filed on 10 February 2005 is/a		ed to by the Examiner.				
	Applicant may not request that any objection to the						
11)	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the E						
Priority	under 35 U.S.C. § 119		•				
12)	Acknowledgment is made of a claim for foreig	n priority under 35 U.S.C. § 119(a	u)-(d) or (f).				
a)	☐ All b)☐ Some * c)☐ None of:		•				
•	1. Certified copies of the priority documer						
	2. Certified copies of the priority documer						
	3. Copies of the certified copies of the pri		ed in this National Stage				
*	application from the International Bure See the attached detailed Office action for a lis		ed				
	See the attached detailed Office action for a lis	of the certified copies not receiv					
		,					
A44	24/21						
Attachme	nt(s) ce of References Cited (PTO-892)	4) 🔲 Interview Summar	v (PTO-413)				
2) D Noti	ce of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail D	Date				
	rmation Disclosure Statement(s) (PTO/SB/08) er No(s)/Mail Date	5) Notice of Informal 6) Other:	Patent Application				
. up		-,					

Application/Control Number: 10/524,458

Art Unit: 2863

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Claims 1-3 and 11-12 are rejected under 35 U.S.C. 102(a) as being anticipated by "Testing and Programming Flash Memories on Assemblies During High Volume Production", de Jong et al. (referred hereafter de Jong et al.).

Referring to claim 1, de Jong et al. disclose a module comprising a functional block and a test controller for controlling the functional block in an evaluation mode of the module, the test controller comprising:

a plurality of pins including an input pin and an output pin (figure 8: "TAP"; figure 9: "PIN");

a first register coupled between the input pin and the output pin for receiving a bit pattern via the input pin and outputting the bit pattern via the output pin (figure 9; page 477, 2nd col., 2nd paragraph); and

a second register coupled to the first register for capturing the bit pattern responsive to an update signal (figure 9; page 477, 2nd col., 2nd paragraph);

characterized in that the test controller further comprises dedicated control circuitry for blocking the update signal responsive to the bit pattern (page 477-478, Dedicated Fast Flash Controller section; figure 8).

Application/Control Number: 10/524,458

Art Unit: 2863

As to claim 2, de Jong et al. disclose a module comprising a functional block and a test controller for controlling the functional block in an evaluation mode of the module, characterized in that the dedicated control circuitry comprises a first logic gate having:

a first input for receiving the update signal;

a second input coupled to the first register for receiving the bit pattern; and an output coupled to the second register (figure 9; page 477, 2nd col., 2nd paragraph).

Referring to claim 3, de Jong et al. disclose a module comprising a functional block and a test controller for controlling the functional block in an evaluation mode of the module, characterized in that the dedicated control circuitry further comprises a plurality of logic gates coupled between the first register and the second input of the first logic gate for providing the second input with the bit pattern in a modified form (page 477, 2nd col., 1st paragraph).

As to claim 11, de Jong et al. disclose an electronic device comprising a plurality of modules being substantially serially interconnected in an evaluation mode through respective input pins and output pins, a module from the plurality of interconnected modules comprising a functional block and a test controller for controlling the functional block in the evaluation mode of the module, the test controller comprising:

a plurality of pins including an input pin from the respective input pins and an output pin from the respective output pins (figure 8: "TAP"; figure 9: "PIN");

a first register coupled between the input pin and the output pin for receiving a bit pattern via the input pin and outputting the bit pattern via the output pin (figure 9; page 477, 2nd col., 2nd paragraph); and

Application/Control Number: 10/524,458 Page 4

Art Unit: 2863

a second register coupled to the first register for capturing the bit pattern responsive to an update signal (figure 9; page 477, 2nd col., 2nd paragraph);

characterized in that the test controller further comprises dedicated control circuitry for blocking the update signal responsive to the bit pattern (pages 477-478, Dedicated Fast Flash Controller section; figure 8).

Referring to claim 12, de Jong et al. disclose an evaluation tool comprising a set of bit patterns for evaluating an electronic device as claimed in claim 11 by providing the electronic device with the set of bit patterns, characterized in that the set of bit patterns comprises a bit pattern for triggering the control circuitry to block the update signal responsive to the bit pattern (page 477, 2nd col., 1st paragraph).

Allowable Subject Matter

Claims 4-10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The reason for allowance of claim 4 is the inclusion of a no-updated bypass register coupled between the input pin and the second input of the multiplexer.

The reason for allowance of claims 5-6 is they depend on allowable claim 4.

The reason for allowance of claim 7 is the inclusion of a further multiplexer, a first further register, a second further register, and a conductor coupled between the input pin and the second input of the further multiplexer.

The reason for allowance of claims 8-10 is they depend on allowable claim 7.

Conclusion '

Application/Control Number: 10/524,458 Page 5

Art Unit: 2863

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

"The Algorithm of Inserting Boundary-Scan Circuit Automatically", Zhu et al., 1998 IEEE, Pages 527-531.

"Combining IEEE Standard 1149.1 With Reduced-Pin-Count Component Test", Oakland, S., 1991 IEEE VLSI Test Symposium, Pages 78-84.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Toan M. Le whose telephone number is (571) 272-2276. The examiner can normally be reached on Monday through Friday from 9:00 A.M. to 5:30 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Barlow can be reached on (571) 272-2269. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Toan Le

November 14, 2006

BRYAN BUI PRIMARY EXAMINER

93m